Search Results

Search Results

keyword


Sort by


Date Range

Resource Types


Research Fields


Filter by Keyword(s)




keyword:Caron Ju1 result(s)

Press Releases
HBM/CXL Emerge in Response to Demand for Optimized Hardware Used in AI-driven HPC Applications, Says TrendForce

2021/11/15

Semiconductors

According to TrendForce’s latest report on the server industry, not only have emerging applications in recent years accelerated the pace of AI and HPC development, but the complexity of models built from machine learning applications and inferences that involve increasingly sophisticated calculations has also undergone a corresponding growth as well, resulting in more data to be processed While users are confronted with an ever-growing volume of data along with constraints placed by existing hardware, they must make tradeoffs among performance, memory capacity, latency, and cost HBM (High Bandwidth Memory) and CXL (Compute Express Link) have thus emerged in response to the aforementioned conundrum In terms of functionality, HBM is a new type of DRAM that addresses more diverse and complex computational needs via its high I/O speeds, whereas CXL is an interconnect standard that allows different processors, or xPUs, to more easily share the same memory resources HBM breaks through bandwidth limitations of traditional DRAM solutions through vertical stacking of DRAM dies Memory suppliers developed HBM in order to be free from the previous bandwidth constraints posed by traditional memory solutions Regarding memory architecture, HBM consists of a base logic die with DRAM dies vertically stacked on top of the logic die The 3D-stacked DRAM dies are interconnected with TSV and microbumps, thereby enabling HBM’s high-bandwidth design The mainstream HBM memory stacks involve four or eight DRAM die layers, which are referred to as “4-hi” or “8-hi”, respectively Notably, the latest HBM product currently in mass production is HBM2e This generation of HBM contains four or eight layers of 16Gb DRAM dies, resulting in a memory capacity of 8GB or 16GB per single HBM stack, respectively, with a bandwidth of 410-460GB/s Samples of the next generation of HBM products, named HBM3, have already been submitted to relevant organizations for validation, and these products will likely enter mass production in 2022 TrendForce’s investigations indicate that HBM comprises less than 1% of total DRAM bit demand for 2021 primarily because of two reasons First, the vast majority of consumer applications have yet to adopt HBM due to cost considerations Second, the server industry allocates less than 1% of its hardware to AI applications; more specifically, servers that are equipped with AI accelerators account for less than 1% of all servers currently in use, not to mention the fact that most AI accelerators still use GDDR5(x) and GDDR6 memories, as opposed to HBM, to support their data processing needs Although HBM currently remains in the developmental phase, as applications become increasingly reliant on AI usage (more precise AI needs to be supported by more complex models), computing hardware will then require the integration of HBM to operate these applications effectively In particular, FPGA and ASIC represent the two hardware categories that are most closely related to AI development, with Intel’s Stratix and Agilex-M as well as Xilinx’s Versal HBM being examples of FPGA with onboard HBM Regarding ASIC, on the other hand, most CSPs are gradually adopting their own self-designed ASICs, such Google’s TPU, Tencent’s Enflame DTU, and Baidu’s Kunlun – all of which are equipped with HBM – for AI deployments In addition, Intel will also release a high-end version of its Sapphire Rapids server CPU equipped with HBM by the end of 2022 Taking these developments into account, TrendForce believes that an increasing number of HBM applications will emerge going forward due to HBM’s critical role in overcoming hardware-related bottlenecks in AI development A new memory standard born out of demand from high-speed computing, CXL will be more effective in integrating resources of whole system Evolved from PCIe Gen5, CXL is a memory standard that provides high-speed and low-latency interconnections between the CPU and other accelerators such as the GPU and FPGA It enables memory virtualization so that different devices can share the same memory pool, thereby raising the performance of a whole computer system while reducing its cost Hence, CXL can effectively deal with the heavy workloads related to AI and HPC applications CXL is just one of several interconnection technologies that feature memory sharing Other examples that are also in the market include NVLink from NVIDIA and Gen-Z from AMD and Xilinx Their existence is an indication that the major ICT vendors are increasingly attentive to the integration of various resources within a computer system TrendForce currently believes that CXL will come out on top in the competition mainly because it is introduced and promoted by Intel, which has an enormous advantage with respect to the market share for CPUs With Intel’s support in the area of processors, CXL advocates and hardware providers that back the standard will be effective in organizing themselves into a supply chain for the related solutions The major ICT companies that have in turn joined the CXL Consortium include AMD, ARM, NVIDIA, Google, Microsoft, Facebook (Meta), Alibaba, and Dell All in all, CXL appears to be the most favored among memory protocols The consolidation of memory resources among the CPU and other devices can reduce communication latency and boost the computing performance needed for AI and HPC applications For this reason, Intel will provide CXL support for its next-generation server CPU Sapphire Rapids Likewise, memory suppliers have also incorporated CXL support into their respective product roadmaps Samsung has announced that it will be launching CXL-supported DDR5 DRAM modules that will further expand server memory capacity so as to meet the enormous resource demand of AI computing There is also a chance that CXL support will be extended to NAND Flash solutions in the future, thus benefiting the development of both types of memory products Synergy between HBM and CXL will contribute significantly to AI development; their visibility will increase across different applications starting in 2023 TrendForce believes that the market penetration rate of CXL will rise going forward as this interface standard is built into more and more CPUs Also, the combination of HBM and CXL will be increasingly visible in the future hardware designs of AI servers In the case of HBM, it will contribute to a further ramp-up of data processing speed by increasing the memory bandwidth of the CPU or the accelerator As for CXL, it will enable high-speed interconnections among CPU and other devices By working together, HBM and CXL will raise computing power and thereby expedite the development of AI applications The latest advances in memory pooling and sharing will help overcome the current hardware bottlenecks in the designs of different AI models and continue the trend of more sophisticated architectures TrendForce anticipates that the adoption rate of CXL-supported Sapphire Rapids processors will reach a certain level, and memory suppliers will also have put their HBM3 products and their CXL-supported DRAM and SSD products into mass production Hence, examples of HBM-CXL synergy in different applications will become increasingly visible from 2023 onward For more information on reports and market data from TrendForce’s Department of Semiconductor Research, please click here, or email Ms Latte Chung from the Sales Department at lattechung@trendforcecom For additional insights from TrendForce analysts on the latest tech industry news, trends, and forecasts, please visit our blog at https://insidertrendforcecom/

  • Page 1
  • 1 page(s)
  • 1 result(s)