[News] TSMC Halts Chia-Yi Plant Construction Due to Relic Found, Quickly Initiates Preparation for 2nd Plant

---

---

According to a report from Commercial Times, the construction at TSMC’s advanced packaging plant (P1) in the Chia-Yi Science Park has been halted due to the discovery of suspected historical artifacts. In response, TSMC has promptly initiated preparations for its second plant (P2). TSMC stated that they will comply with regulations from the relevant authorities regarding the suspected archaeological site found on the Chia-Yi facility grounds.

The total developed area of the Chia-Yi Science Park is approximately 88 hectares, with TSMC’s two advanced packaging plants occupying 20 hectares. This is nearly 40% larger than the 14.3 hectares of the Zhunan packaging and testing plant. The planned area for the P1 plant is about 12 hectares, initially slated for completion by the end of 2026 and mass production by 2028. The discovery of the archaeological site has led to the early initiation of the P2 plant, raising concerns about potential impacts on the advanced packaging capacity plans.

The Southern Taiwan Science Park Administration and the Cultural and Tourism Bureau of Chiayi County both stated on June 17 that, in accordance with the Cultural Heritage Preservation Act, they submitted the case to the Chiayi County Cultural and Tourism Bureau for cultural heritage review on June 7. The review committee has principally agreed to proceed with the rescue excavation, which will be carried out in accordance with relevant regulations.

The Chia-Yi Science Park is a key hub for developing the Great Southern Technology Corridor. Besides providing backend CoWoS (Chip-on-Wafer-on-Substrate) packaging for TSMC’s 2nm process from its Kaohsiung plant, the Chia-Yi facility will further integrate advanced 3D packaging technology, SoIC (System-on-Integrated-Chips), highlighting its strategic importance.

As AI chips continue to evolve, the competition in advanced packaging remains fierce, with many clients eagerly anticipating developments.

TSMC’s advanced packaging capacity is scarce, with primary customer NVIDIA having the highest demand, occupying about half of the capacity, followed closely by AMD. Broadcom, Amazon, and Marvell have also expressed strong interest in using advanced packaging processes.

Per a report from global media outlet Wccftech, NVIDIA’s Rubin GPU is expected to adopt a 4x reticle design and utilize TSMC’s CoWoS-L packaging technology, along with the N3 process. Moreover, NVIDIA will use next-generation HBM4 DRAM to power its Rubin GPU.

Industry sources cited in Commercial Time’s report have indicated that by the end of next year, TSMC’s monthly CoWoS capacity will be increased to 60,000 wafers. With growing orders and a steep learning curve, the annual capacity is expected to surpass 600,000 wafers next year. As the semiconductor industry advances into the Angstrom Era, the gap in TSMC’s advanced packaging capacity will gradually widen. Whether the Chia-Yi plant can be completed by 2026 remains a critical focal point.

Read more

• [News] NVIDIA CEO Jensen Huang Announces the Latest Rubin Architecture – Rubin Ultra GPU to Feature 12 HBM4
• [News] AMD Unveils MI325X, Claiming 30% Faster Computing Power than NVIDIA’s H200

(Photo credit: TSMC)