According to a report from Tom’s Hardware citing industry sources, it’s indicated that Chinese memory giant ChangXin Memory Technologies (CXMT) has started mass production of HBM2. If confirmed, this is approximately two years ahead of the expected timeline, although the yield rate for HBM2 is still uncertain.

Earlier, Nikkei once reported that CXMT had begun procuring equipment necessary for HBM production, estimating it would take one to two years to achieve mass production. Currently, CXMT has ordered equipment from suppliers in the U.S. and Japan, with American companies Applied Materials and Lam Research having received export licenses.

Reportedly, HBM2 has a per-pin data transfer rate of approximately 2 GT/s to 3.2 GT/s. Producing HBM2 does not require the latest lithography techniques but does demand enough manufacturing capacity.

The process involves using through-silicon vias (TSV) to vertically connect memory components, which is rather complex. However, packaging the HBM KGSD (known good stack die) modules is still less intricate than manufacturing traditional DRAM devices using a 10nm process.

CXMT’s DRAM technology is said to be lagging behind that of Micron, Samsung, and SK hynix. These three companies have already started mass production of HBM3 and HBM3e and are preparing to advance to HBM4 in the coming years.

There also are reports indicating that Huawei, the Chinese tech giant subject to US sanctions, looks to collaborate with other local companies to produce HBM2 by 2026. Per a previous report from The Information, a group led by Huawei aimed at producing HBM includes Fujian Jinhua Integrated Circuit.

Moreover, since Huawei’s Ascend 910 series processors use HBM2, it has made HBM2 a crucial technology for advanced AI and HPC processors in China. Therefore, local manufacturing of HBM2 is a significant milestone for the country.

Read more

• [News] Bypassing U.S. Restrictions? CXMT Showcases GAA Technology for 3nm Chips
• [News] Progress Made in Chinese Consortium’s Development of HBM, Reportedly Targeting HBM2 Production by 2026

(Photo credit: CXMT)

According to a report from The Information, NVIDIA’s “world’s most powerful AI chip,” the GB200, is said to be experiencing yield issues, leading to a one-quarter delay in mass shipments.

As per sources cited by a report from the Economic Daily News, it’s suggested that the problem likely lies in the yield rates of advanced packaging, mainly affecting the non-reference-designed GB200 chips.

The supply of the reference-designed GB200 chips remains stable, with Foxconn being the sole contract manufacturer receiving an adequate supply of these chips. Foxconn is set to ship according to the original schedule in the fourth quarter.

Furthermore, the sources cited by the same report point out that Foxconn is currently the only manufacturer able to meet the scheduled shipment of the GB200 in the fourth quarter. This is primarily due to Foxconn securing NVIDIA’s reference-designed GB200 chips orders, which are prioritized for shipment amid the supply shortage.

The term “reference-designed” refers to the GB200 AI servers ordered by NVIDIA for production at Foxconn and other manufacturers. These products are made according to NVIDIA’s reference designs and are not customized. Once produced, they can be sold to cloud service providers (CSPs) and other clients.

In contrast, “non-reference-designed” refers to customized versions of the GB200, which are tailored to specific customer requirements. The current yield issues are affecting the production of these non-reference-designed items, with the priority given to shipping the reference-designed products first.

Following the reports addressing the tight supply of GB200, customers are said to be scrambling to secure their orders from Foxconn due to its ample chip supply. Foxconn, traditionally silent on customer and order details, will reveal the latest status of its product lines during the press conference on August 14th.

The GB200 was originally scheduled for mass shipments starting in the fourth quarter of this year. However, over the weekend, reports emerged about yield issues, pushing the mass shipment timeline to the first quarter of next year, causing a stir among the market.

Read more

• [News] GB200 AI Servers Generate USD 210 Billion Annual Revenue, Boosting Supply Chain Growth
• [News] Foxconn Rumored to Secure Exclusive NVIDIA GB200 AI Deal

(Photo credit: NVIDIA)

As the demand for AI GPUs increases, TSMC’s advanced packaging capacity for CoWoS is struggling to keep up. Recently, according to a report from Commercial Times, NVIDIA has reportedly turned to Intel for advanced packaging solutions.

According to industry sources cited by the same report, TSMC’s CoWoS-S and Intel’s Foveros packaging technologies are similar, allowing clients to turn to Intel and secures the capacity needed quickly.

Despite its current struggling on transformation, Intel has been gradually developing its ‘s foundry services. In addition to clients like Qualcomm and Microsoft, Intel’s advanced packaging has also attracted interest from companies like Cisco and AWS.

Under the IDM 2.0 strategy, Intel has opened up its wafer outsourcing and foundry services to customers, establishing an the independent IFS foundry service. Earlier this year, Intel secured a major USD 15 billon foundry order from Microsoft for the first system-level AI foundry service, which is expected to use the Intel 18A process.

The report from Commercial Times further suggested that Microsoft’s move is anticipated to reduce its heavy reliance on TSMC. The report also indicates that chip customers, including NVIDIA, have engaged with Intel. Intel’s flexible foundry strategy, which can provide advanced packaging, software, and chiplet services tailored to customer needs, has been well-received by chipmakers.

Sources cited by the same report reveal that the U.S. has begun allocating specialized funds to increase investments in the advanced packaging sector as well. This move could highlight the importance of advanced packaging as the next key area for global competition in production capacity.

In November last year, the U.S. Department of Commerce’s National Institute of Standards and Technology (NIST) released a report titled “National Advanced Packaging Manufacturing Program,” highlighting that advanced packaging technology is one of the key technologies in semiconductor manufacturing.

Additionally, the U.S. Department of Commerce plans to invest approximately USD 3 billion to advance the National Advanced Packaging Manufacturing Program. Intel, alongside Amkor, is another giant in local advanced packaging in the U.S.

The main focus of advanced packaging is on interconnect density, power efficiency, and scaling. From Foveros to hybrid bonding technology, Intel is gradually scaling down bumping pitch sizes, which allows for higher current loads and better thermal performance.

Furthermore, in May last year, Intel’s advanced packaging technology roadmap outlined plans to transition from traditional substrates to more advanced glass substrates.

Read more

• [News] Intel’s Earnings Fall Short, Cutting Over 15% of Workforce
• [News] Intel Hires Micron Executive to Lead Its Foundry Business

(Photo credit: Intel)

Amid the heating tech war between the U.S. and China, and the stringent sanctions imposed to prevent China from obtaining cutting-edge chips, it appears that China is still able to find its way out. According to a report by Tom’s Hardware, citing the New York Times, the latest tactic of China would be setting up new companies to trade advanced hardware and operating them until they are shut down.

Before that, it is understood that Chinese firms have been smuggling NVIDIA chips through some underground networks, which involve buyers, sellers and dispatchers, according to a previous report by the Wall Street Journals.

Now the country seems to find another option in order to evade the sanctions. According to the New York Times and Tom’s Hardware, buyers that include state-owned or affiliated companies, even sanctioned companies, are reportedly collaborating with the Chinese defense industry, as transactions ranging from a few hundreds of GPUs to a deal worth USD 103 million have been observed lately.

The new tactic, it is reported, would be to establish new companies to acquire advanced chips before facing U.S. sanctions. For instance, after Sugon, established under the strong promotion of the Chinese Academy of Sciences and focuses on fields like computing, storage, security and data center, was banned from obtaining NVIDIA chips due to its ties with the Chinese military, some former executives created a new company named Nettrix.

The reports further note that within six months, Nettrix became one of the largest Chinese manufacturers of AI servers, as tech giants including NVIDIA, Intel, and Microsoft have already begun doing business with it, all without violating any American laws. Given the company’s recent establishment, the U.S. likely hasn’t had the opportunity to thoroughly vet its background.

The reports suggest that the White House might significantly reduce Chinese backdoors in trade by ensuring that only licensed, white-listed buyers can legally procure these chips. However, many in the industry oppose increasingly stringent bans, arguing that they harm American companies more than they help.

Before the upcoming U.S. presidential election in November, the Biden authority is said to be considering a series of actions targeting semiconductors. The latest one includes new measures that might unilaterally impose restrictions on China as early as late August, preventing major memory manufacturers like Micron, SK hynix, and Samsung Electronics from selling high-bandwidth memory (HBM) to China.

• [News] US Reportedly Weighs Stricter Limits on AI Memory Access for China
• [News] China Reportedly Acquires Nvidia AI Chips Indirectly; Nvidia, Gigabyte Emphasize Compliance with U.S. Regulations

(Photo credit: Nettrix)

TSMC’s fan-out (InFO) packaging process will no longer be exclusively used by Apple. According to a report from Commercial Times, it’s revealed that Google’s self-developed Tensor chips for their phones will switch to TSMC’s 3nm process next year and will also start using InFO packaging.

TSMC developed InFO packaging based on FOWLP (fan-out wafer-level packaging), which gained prominence after being adopted by the A10 processor in the iPhone 7 in 2016.

TSMC indicated that the current InFO_PoP technology has advanced to its ninth generation. Last year, it successfully certified 3nm chips, achieving higher efficiency and lower power consumption for mobile devices. The InFO_PoP technology, which features a backside redistribution layer (RDL), has entered mass production this year.

According to industry sources cited by the Commercial Times, Google will shift to TSMC for the Tensor G5 chips, which will be used in the Pixel 10 series next year. These chips will not only utilize the 3nm process but will also adopt integrated fan-out packaging.

This year’s Tensor G4 chips, set to be announced soon, use Samsung’s FOPLP (fan-out panel-level packaging). Although wafer-level packaging (WLP) is generally considered to have advantages over panel-level packaging (PLP), FOWLP still prevails at this stage due to yield and cost considerations.

TSMC has also begun developing FOPLP technology. Previously, per sources cited by a report from MoneyDJ, TSMC has officially formed a team, currently in the “Pathfinding” phase, and is planning to establish a mini line with a clear goal of advancing beyond traditional methods.

Although it is not expected to mature within the next three years, major customers like NVIDIA have partnered with foundry companies to develop new materials. One of TSMC’s major clients has already provided specifications for using glass materials.

Traditionally, chip advancements have been achieved through more advanced process nodes. However, new materials could enable the integration of more transistors on a single chip, achieving the same goal of scaling.

For instance, Intel plans to use glass substrates by 2030, potentially allowing a single chip to house one trillion transistors – 50 times the number in Apple’s A17 Pro processor. This suggests that glass substrates could become a significant milestone in chip development.

Another sources cited by Commercial Times have also indicated that glass substrates are part of the medium- to long-term technological roadmap. They can address challenges in large-size, high-density interconnect substrate development.

Currently, this technology is in the early stages of research and development. Its impact on ABF (Ajinomoto Build-up Film) substrates is expected to become significant in the second half of 2027 or later.

Read more

• [News] TSMC Pushes for FOPLP Mass Production by 2027, Reportedly Eyeing on Innolux’s Plant
• [News] TSMC Reportedly Forms a Team on FOPLP Development, with Mini Line on the Road

(Photo credit: TSMC)