At the SEMICON Taiwan 2024, Samsung’s Head of Memory Business, Jung Bae Lee, stated that as the industry enters the HBM4 era, collaboration between memory makers, foundries, and customers is becoming increasingly crucial.

Reportedly, Samsung is prepared with turnkey solutions while maintaining flexibility, allowing customers to design their own basedie (foundation die) and not restricting production to Samsung’s foundries.

As per anue, Samsung will actively collaborate with others, with speculation suggesting this may involve outsourcing orders to TSMC.

Citing sources, anue reported that SK hynix has signed a memorandum of understanding with TSMC in response to changes in the HBM4 architecture. TSMC will handle the production of SK hynix’s basedie using its 12nm process.

This move helps SK hynix maintain its leadership while also ensuring a close relationship with NVIDIA.

Jung Bae Lee further noted that in the AI era, memory faces challenges of high performance and low energy consumption, such as increasing I/O counts and faster transmission speeds. One solution is to outsource the basedie to foundries using logic processes, then integrate it with memory through Through-Silicon Via (TSV) technology to create customized HBM.

Lee anticipates that this shift will occur after HBM4, signifying increasingly close collaboration between memory makers, foundries, and customers. With Samsung’s expertise in both memory and foundry services, the company is prepared with turnkey solutions, offering customers end-to-end production services.

Still, Jung Bae Lee emphasized that Samsung’s memory division has also developed an IP solution for basedie, enabling customers to design their own chips. Samsung is committed to providing flexible foundry services, with future collaborations not limited to Samsung’s foundries, and plans to actively partner with others to drive industry transformation.

Reportedly, Samsung is optimistic about the HBM market, projecting it to reach 1.6 billion Gb this year—double the combined figure from 2016 to 2023—highlighting HBM’s explosive growth.

Address the matter, TrendForce further notes that for the HBM4 generation base die, SK hynix plans to use TSMC’s 12nm and 5nm foundry services. Meanwhile, Samsung will employ its own 4nm foundry, and Micron is expected to produce in-house using a planar process. These plans are largely finalized.

For the HBM4e generation, TrendForce anticipates that both Samsung and Micron will be more inclined to outsource the production of their base dies to TSMC. This shift is primarily driven by the need to boost chip performance and support custom designs, making further process miniaturization more critical.

Moreover, the increased integration of CoWoS packaging with HBM further strengthens TSMC’s position as it is the main provider of CoWoS services.

Read more

• [News] Samsung Rumored to Adopt MediaTek’s Dimensity 9400 in Galaxy S25
• [News] Samsung Adopts Dimensity 9300+ Instead of Snapdragon, the First Time for Its Flagship Tablet to Feature MediaTek AP

(Photo credit: TechNews)

SK hynix President Justin Kim shared insights on SK hynix’s current memory products and HBM-related offerings in a speech titled “Unleashing the Possibilities of AI Memory Technology.” Per a report from TechNews, he announced at Semicon Taiwan that the company would begin mass production of 12-stack HBM3e by the end of this month, marking a pivotal moment in the HBM battlefield.

He also stated that AI development is only at its first stage, with future growth expected to reach a fifth stage, where AI will interact with humans through intellect and emotion. Kim outlined AI’s key challenges, including power, heat dissipation, and memory bandwidth requirements.

The biggest challenge currently, according to Kim, is power shortages, with data centers expected to need twice the power they do now. Relying solely on renewable energy will not meet this demand, and increased power use will also generate more heat, requiring more efficient heat dissipation solutions.

Thus, SK hynix is working on AI memory that is more energy-efficient, lower in power consumption, and has greater capacity, while also offering solutions tailored to different applications.

Kim then shared the latest progress on HBM3e, noting that SK Hynix was the first supplier to produce 8-layer HBM3e and will begin mass production of 12-layer HBM3e by the end of the month. Additionally, SK Hynix introduced its latest products in DIMM, enterprise SSDs (QLC eSSD), LPDDR5T, LPDDR6, and GDDR7 as well.

Regarding technology development, Kim highlighted that HBM4 will be the first product based on a base die, combining SK hynix’s advanced HBM technology with TSMC’s cutting-edge manufacturing to achieve unparalleled performance. Mass production schedules will be aligned with customer demands.

On a global scale, Kim announced the establishment of a new facility in Yongin, South Korea, with plans to begin mass production in 2027, positioning Yongin as one of the largest and most advanced semiconductor hubs.

Moreover, SK hynix will invest in Indiana, USA, expected to start operations at a new plant in 2028, focusing on advanced HBM packaging.

Eventually, Kim stated that SK hynix will concentrate on AI business, looking to build AI infrastructure with SK Group. This includes integrating power, software, glass substrates, and immersion cooling technology, and working to become a core player in the ecosystem, overcoming challenges with partners to achieve goals in the AI era.

Read more

• [News] SK hynix Secures up to USD 450 Million Funding for Indiana Packaging Facility under CHIPS Act
• [News] SK Hynix President to Join Semicon Taiwan, Bolstering HBM Partnership with TSMC and NVIDIA

Among memory giants which are accelerating their development of next-gen HBM amid the AI boom, SK hynix, NVIDIA’s major HBM supplier, is at the forefront as it dominates the market. According to Kangwook Lee, Senior Vice President and Vice President of Packaging, though it might be the case that certain startups would choose to forgo HBM in their AI chip design due to cost considerations, high-performance computing products still require HBM, a report by Technews notes.

Lee’s attendance marks the first time SK hynix has delivered a keynote speech in SEMICON Taiwan, as he gave a presentation on September 3rd at the Heterogeneous Integration Global Summit, sharing the company’s observation on HBM trends in the future. Here are the key takeaways complied by Technews.

Customized HBM Will Be the Future

Citing Lee’s remarks, the report states that customization will be a crucial trend in the HBM sector. Lee further noted that the major difference between standard and customized HBM lies in the base logic die, as customers’ IPs have been integrated. The two categories of HBMs, though, share similar core dies.

TrendForce also predicted that HBM industry will become more customization-oriented in the future. Unlike other DRAM products, HBM will increasingly break away from the standard DRAM framework in terms of pricing and design, turning to more specialized production.

SK hynix has been in collaboration with TSMC to develop the sixth generation of HBM products, known as HBM4, which is expected to enter production in 2026. Unlike previous generations, which were based on SK hynix’s own process technology, HBM4 will leverage TSMC’s advanced logic process, which is anticipated to significantly enhance the performance of HBM products, while enabling the addition of more features in the meantime.

SK hynix: Chiplet to Be Applied Not Only in HBM But in SSD

Regarding the challenges of HBM in the future, Lee mentioned that there are many obstacles in packaging and design. In terms of packaging, the main challenge is the limitation on the number of stacked layers.

According to Lee, SK hynix is particularly interested in directly integrating logic chips with HBM stacks. On the other hand, customers are also showing interest in 3D System-in-Package (3D SIP) technology. In sum, 3D SIP, memory bandwidth, customer need alignment and collaboration will be among the challenges going forward.

Per a report by Korean media outlet TheElec, SK hynix intends to integrate the chiplet technology into its memory controllers over the next three years to improve cost management, which means that parts of the controller would be manufactured with advanced nodes, while other sections will use legacy nodes.

In response, Lee stated that this technology will be used not only for HBM but also for SSD SoC controllers.

When asked about whether some startups might choose to forgo HBM in AI chip design due to cost considerations, Lee responded that it largely depends on the product application. Some companies claim that HBM is too expensive, so they may seek alternative solutions without HBM. High-performance computing products, on the other hand, still require HBM.

Read more

• [News] SK hynix Reportedly to Tape-out HBM4 in October, Paving the Way for NVIDIA’s Rubin
• [News] SK Hynix President to Join Semicon Taiwan, Bolstering HBM Partnership with TSMC and NVIDIA

(Photo credit: SK hynix)

As per its official release, SK hynix has announced that it has developed the industry’s first 16Gb DDR5 built using its 1c node, the sixth generation of the 10nm process. Reportedly, it will be ready for mass production of the 1c DDR5 within the year to start volume shipment next year.

To reduce potential errors stemming from the procedure of advancing the process and transfer the advantage of the 1b, the company claims in the release that it extended the platform of the 1b DRAM for development of 1c.

As per the press release, the operating speed of the 1c DDR5, expected to be adopted for high-performance data centers, is improved by 11% from the previous generation, to 8Gbps.

With power efficiency also improved by more than 9%, SK hynix expects adoption of 1c DRAM to help data centers reduce the electricity cost by as much as 30% at a time when advancement of AI era is leading to an increase in power consumption.

Per a report from Businesskorea, the difficulty of advancing the shrinking process for 10nm-range DRAM technology has increased with each generation.

However, with the official release this time, SK hynix has become the first in the industry to overcome these technological limitations by achieving a higher level of design completion.

Per another report from Korea JooAng Daily, this marks a win for SK hynix, as its rival Samsung Electronics had previously outpaced it in the development of the 1b DRAM, which corresponds to nodes in the 12-nanometer range.

As designing and manufacturing large monolithic ICs became more complex, related challenges regarding yield and cost have emerged for semiconductor companies, which boosts the popularity of chiplets. Now the wave has been spreading to the memory sector. According to a report by TheElec, SK hynix intends to integrate the chiplet technology into its memory controllers over the next three years to improve cost management.

In January, the company applied for a brand name called MOSAIC, which represents its chiplet technology, the report notes.

Citing SK hynix Executive Vice President Moon Ki-ill, the report notes that the company currently collaborates with TSMC as the foundry for manufacturing its controllers.

However, within the next two to three years, parts of the controller would be manufactured with advanced nodes, while other sections will use legacy nodes, the report states. Moon added that the company is currently developing technology to connect these different sections.

Moon further explains that while TSMC manufactures the controllers for SK hynix, the memory giant itself is responsible for the packaging work. In the future, under the structure of chiplets, a chip can be divided into separate parts with various functions, and then reconnected to achieve similar performances as if they were a single integrated chip, according to TheElec.

In this scenario, function A might use TSMC’s 7nm node, while function B and C could be produced using legacy nodes from TSMC or another foundry. This approach would enables SK hynix to better manage the costs of its DRAM and NAND products, the report notes.

According to the definition of EDA and Intelligent System Design provider Cadence, chiplet technology results in versatile and customizable modular chips, which leads to reduced development timelines and costs.

The creation and adoption of chiplet standards like UCIe enable seamless integration of chiplets into System-on-Chips (SoCs), unlocking new possibilities in computing and technology applications, according to Cadence.

In addition to SK hynix, Samsung has also brought up plans to adopt the chiplet technology. In July, according to an announcement with Japanese startup Preferred Networks, the two companies plan to showcase groundbreaking AI chiplet solutions for the next-generation data center and generative AI computing market.

According to an earlier report by Gizmochina, Samsung is also said to be mulling to apply 3D chiplet technology to its Exynos mobile APs.

Read more

• [News] The Era of Heterogeneous Integration Approaches: Who Shall Dominate the Advanced Packaging Field?

(Photo credit: SK hynix)